

Attorney Docket No. ROH-030

ASSISTANT COMMISSIONER FOR PATENTS Washington, D.C. 20231

Sir:

Transmitted herewith for filing is the patent application of

Inventor(s): Keiichi DEN

For: SEMICONDUCTOR DEVICE OF CHIP-ON-CHIP STRUCTURE

Enclosed are:

Specification and Claim(s).

☑ Oath or Declaration (executed).

≤ sheet(s) of drawings (2 sets).

An assignment of the invention to ROHM CO., LTD.

☐ Preliminary Amendment

Return receipt of postcard.

The fee has been calculated as shown below:

CLAIMS AS I	FILED			
FOR	NUMBER FILED	NUMBER EXTRA	RATE	BASIC FEE \$355/\$710
TOTAL			X \$9	
CLAIMS	25-20	5	\$18	\$90
INDEP.			X \$40	
CLAIMS	3-3	0	\$80	S
Fee for Multiple Dependent Claims \$130/\$260				\$
Non-English Specification Surcharge \$130			\$	
			TOTAL	
			FILING FEE	\$800

X	Information Disclosure Statement/1449 and Refs.
	Verified Statement claiming small entity status is enclosed.
\boxtimes	Charge \$_800_00 to Deposit Account No. 18-0013 to cover the filing fee and Non-English surcharge. A duplicate copy of this sheet is enclosed.
X	The Commissioner is hereby authorized to charge any fees under 37 C.F.R. 1.16 or 1.17 which may be required during the entire pendency of this application, or to credit any overpayment, to Deposit Account No. 18-0013. A duplicate copy of this sheet is enclosed.
	A check in the amount of \$ cover the filing fee is enclosed.
X	Charge \$40.00 Deposit Account No. 18-0013 to cover the recordal fee. A duplicate copy of this sheet is enclosed.
X	Applicant's undersigned attorney/agent may be reached by telephone in our Washington D.C. Office at
	(202) 955-3750.
All co	rrespondence should be directed to our below listed address.
Date:	November 1, 2000

Christopher M. Tanner

Reg. No. 41,518

RADER, FISHMAN & GRAUER, P.L.L.C 1233 20th Street, NW, Suite 501

Washington, DC 20036 Telephone: (202) 955-3750 Facsimile: (202) 955-3751

Customer No. 23353

DC052015

SEMICONDUCTOR DEVICE OF CHIP-ON-CHIP STRUCTURE

BACKGROUND OF THE INVENTION

Field of the Invention

5 The present invention relates to a semiconductor device of so-called chip-on-chip structure.

Description of Related Art

Semiconductor devices of chip-on-chip structure have been proposed, which include a first semiconductor chip (primary chip) and a second semiconductor chip (secondarychip) bondedonto the first semiconductor chip, for example, with its face down. In this case, electrical connection between the first and second semiconductor chips is achieved by bonding bumps provided on the respective chips in opposed relation. For external connection after the chip-on-chip structure is sealed in a package such as of a resin, wire-bonding between terminals of a lead frame and external connection pads of the first semiconductor chip is performed. The first semiconductor chip is die-bonded to an island of the lead frame.

In the chip-on-chip semiconductor device, the primary chip and the secondary chip are disposed in close proximity to each other. Therefore, a radiation noise from one of the chips may deteriorate the operating

characteristics of the other chip.

Where the second semiconductor chip of the chip-on-chip semiconductor device serves as a driver circuit incorporating a bipolar transistor or as a flash 5 memory circuit with high power consumption and with high heat release, the heat dissipation through the lead frame is insufficient. This may deteriorate the operating characteristics of the second semiconductor chip and, in addition, the heat from the second semiconductor chip may adversely affect the first semiconductor chip. Therefore, the semiconductor device may fail to properly maintain its operating characteristics as a whole.

It is a first object of the present invention to provide an improved semiconductor device of chip-on-chip structure in which a radiation noise generated by one chip is prevented from affecting the other chip.

It is a second object of the invention to provide a semiconductor device of chip-on-chip structure with 20 a consideration for heat dissipation.

A semiconductor device according to a first aspect of the invention comprises a first semiconductor chip, a second semiconductor chip bonded onto the first semiconductor chip in stacked relation, and a noise shield film provided between the first semiconductor chip and

the second semiconductor chip for preventing the first and second semiconductor chips from being mutually influenced by noises thereof.

With this arrangement, the noise shield film is provided between the first semiconductor chip and the second semiconductor chip. Therefore, the chip-on-chip semiconductor device can prevent a radiation noise generated by one of the chips from adversely affecting the operating characteristics of the other chip.

The semiconductor device preferably further comprises a connection mechanism which connects the noise shield film to a power supply portion (a power supply line or a ground line). That is, the noise shield film is connected, for example, to a supply potential portion or a ground potential portion of the lead frame via a bonding wire, whereby the noise shield film can assuredly provide a noise shield effect.

The noise shield film is preferably a metal film provided on a surface of the first semiconductor chip and/or the second semiconductor chip, the metal film being formed of the same metal material as bumps which are to be used for bonding the first and second semiconductor chips to each other. In this case, formation of the noise shield film can be achieved simultaneously with formation of the bumps. Since the semiconductor chips typically

each have a surface protective film formed on the outermost surface thereof, the noise shield film is preferably provided on the surface protective film.

Where the first semiconductor chip is greater in size than the second semiconductor chip, the noise shield film may be provided at least on the first semiconductor chip for easy connection of the noise shield film to the lead frame or the like.

The noise shield film is preferably provided in a region which covers a major noise source. Where the major noise source is present in the second semiconductor chip and the first semiconductor chip is greater in size than the second semiconductor chip, for example, the noise shield film may include a shield portion which covers an area of the second semiconductor chip where the major noise source is present, and an extension portion extending outwardly from the shield portion on the surface of the first semiconductor chip.

The first and second semiconductor chips may be 20 bonded to each other with active surfaces thereof being opposed to each other.

A semiconductor device according to a second aspect of the invention comprises a first semiconductor chip, a second semiconductor chip bonded onto the first semiconductor chip in stacked relation, a heat conductive

member provided between the first semiconductor chip and the second semiconductor chip to define a heat release path for releasing heat generated by the second semiconductor chip, and a connection member thermally connecting the heat conductive member to a heat radiator.

With this arrangement, the heat generated by the second semiconductor chip is transferred to the heat radiator by conduction through the heat conductive member provided between the first and second semiconductor chips and the connection member. The semiconductor device of chip-on-chip structure is thus given a consideration for heat dissipation and, even if the second semiconductor chip generates a great amount of heat, the semiconductor device can properly maintain its operating

- 15 characteristics as a whole. That is, the heat dissipation from the second semiconductor chip can advantageously be achieved, so that the operating characteristics of the second semiconductor chip can properly be maintained. Further, there is no possibility that the first
- 20 semiconductor chip is adversely affected by the heat generated by the second semiconductor chip.

The heat radiator may be a heat sink. In this case, the connection member may be a bonding wire which connects the heat sink to the heat conductive member.

The heat conductive member is preferably composed

of a metal (e.g., gold) having a high heat conductivity.

The heat conductive member may be a metal film

provided on a surface protective film of at least one of the first semiconductor chip and the second

5 semiconductor chip. Where the first semiconductor chip and the second semiconductor chip are respectively formed with such metal films, the metal films are disposed in contact with each other or bonded to each other, and the metal film provided on the first semiconductor chip is thermally connected to the heat radiator via the connection member such as the bonding wire.

Where the metal film provided on the surface of the first semiconductor chip and/or the second semiconductor chip serves as the heat conductive member, the metal film is preferably formed of the same material (e.g., gold) as bumps which are to be provided on the surface of the first and/or second semiconductor chip. Thus, the metal film can be formed as the heat conductive member on the surface protective film simultaneously with formation of the bumps.

It is preferred that the first semiconductor chip is greater in size than the second semiconductor chip and the metal film has an extension portion which extends from the vicinity of a heat source of the second

25 semiconductor chip to a region of the first semiconductor

chip not covered with the second semiconductor chip. In this case, the extension portion of the metal film may thermally be connected to the heat radiator via a bonding wire or the like.

- 5 The first semiconductor chip and the second semiconductor chip are preferably bonded to each other with active surfaces thereof being opposed to each other. In this case, the bumps are usually provided on the active surfaces of the first and second semiconductor chips.

 10 Therefore, the metal films can be formed on the surfaces of the respective chips in the bump formation process.
- of the respective chips in the bump formation process.

 Thus, the metal films on the respective chips can be brought into contact with each other or bonded to each other when the first and second semiconductor chips are joined together.

The first semiconductor chip is preferably die-bonded to a lead frame. Thus, heat dissipation of the first semiconductor chip can advantageously be achieved through the lead frame.

- 20 The foregoing and other objects, features and effects of the present invention will become more apparent from the following description of the preferred embodiments with reference to the attached drawings.

 BRIEF DESCRIPTION OF THE DRAWINGS
- Fig. 1 is a diagrammatic sectional view of a

semiconductor device according to a first embodiment of the present invention;

- Fig. 2 is a diagrammatic plan view of the semiconductor device of Fig. 1;
- Fig. 3 is a diagrammatic sectional view of a semiconductor device according to a second embodiment of the invention;
 - Fig. 4 is a diagrammatic plan view of the semiconductor device of Fig. 3; and
- Fig. 5 is a diagrammatic sectional view of a semiconductor device according to a third embodiment of the invention.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

Fig. 1 is a diagrammatic sectional view of a

15 semiconductor device according to a first embodiment of
the present invention, and Fig. 2 is a diagrammatic plan
view of this semiconductor device. The semiconductor
device has a chip-on-chip structure, in which a mother
chip or primary chip 1 as the first semiconductor chip

20 and a daughter chip or secondary chip 2 (indicated by
a two-dot-and-dash line in Fig. 2) as the second
semiconductor chip are bonded to each other with active
surfaces thereof being opposed to each other. The term
"active surface" herein means a surface of a semiconductor

25 chip having an active surface region in which functional

elements including an active element such as a transistor or a passive element such as a resistance are provided.

The primary chip 1 and the secondary chip 2 may each be a silicon chip or a semiconductor chip of any other type such as of a germanium semiconductor or a compound semiconductor (gallium arsenide semiconductor, gallium phosphide semiconductor or the like), and are not necessarily required to be semiconductor chips of the same type.

The primary chip 1 and the secondary chip 2 10 respectively have chip interconnection pads PC1 and PC2 provided on the active surfaces thereof for interconnection therebetween. The primary chip 1 further has external connection pads PE provided on the 15 active surface thereof. Surface protective films (not shown) such as of silicon nitride are respectively provided on the outermost surfaces of the active surfaces of the primary chip 1 and the secondary chip 2, and the pads PC1, PC2, PE are exposed from openings formed in 20 the surface protective films. Electrical and mechanical connection between the primary chip 1 and the secondary chip 2 is achieved by utilizing bumps B provided on both or either of the chip interconnection pads PC1 and PC2 of the primary chip 1 and the secondary chip 2.

The external connection pads PE of the primary chip

1 are respectively connected to terminals Ft of a lead frame F via bonding wires W. The lead frame F includes an island Fi to which a semiconductor chip is die-bonded, and the terminals Ft for connection to the inside and outside of a package of the semiconductor device. The primary chip 1 is die-bonded to the island Fi.

Noise shield films 11 and 12 are provided on the active surfaces of the primary chip 1 and the secondary chip 2, respectively, for shielding against a noise 10 generated by the secondary chip 2. More specifically, the noise shield film 12 (not shown in Fig. 2), which is a metal film such as of gold, is provided on the secondary chip 2 to cover a portion of the outermost surface of the secondary chip 2 adjacent to a noise source NS such 15 as a bipolar transistor provided in the secondary chip The noise shield film 11, which is a metal film such as of gold, is provided on the primary chip 1 to be brought into contact with or bonded to the noise shield film 12 provided on the surface of the secondary chip 2. 20 noise shield films 11, 12 are preferably formed of the same material as the bumps B. In this case, the formation of the noise shield films 11, 12 can be achieved simultaneously with the formation of the bumps B.

The primary chip 1 has a greater size than the 25 secondary chip 2 as viewed in plan. The noise shield film

11 includes a shield portion 11a provided in an area where
the noise source NS is present, and an extension portion
11b extending outwardly from the shield portion 11a to
a region of the primary chip not covered with the secondary
5 chip 2. The extension portion 11b is connected via a
bonding wire W to a power supply terminal Ftp (one of
the terminals Ft of the lead frame F) to which a supply
potential or a ground potential is applied.

When the semiconductor device is to be assembled,

the primary chip 1 and the secondary chip 2 are bonded to each other via the bumps B, and the noise shield films 11 and 12 are brought into contact with each other. Then, the primary chip 1 is die-bonded to the island Fi. Further, the primary chip 1 is wire-bonded to the terminals Ft,

and the noise shield film 11 is wire-bonded to the power supply terminal Ftp. Thereafter, the chip-on-chip structure including the primary chip 1 and the secondary chip 2 is sealed in a package 5 with the use of a proper resin. At this time, the island Fi, parts of the terminals

The primary chip 1 and the bonding wires W are sealed in the package 5.

In the semiconductor device of this embodiment having the aforesaid structure, the noise shield film 11, 12 shield the primary chip 1 from a radiation noise from the noise source NS of the secondary chip 2, so that 25 the radiation noise does not reach the primary chip 1.

Therefore, the primary chip 1 is prevented from being affected by the radiation noise from the secondary chip 2 thereby to be free from deterioration in operating characteristics. At the same time, the secondary chip 2 is prevented from being affected by a radiation noise from the primary chip 1, so that the secondary chip 2 can properly maintain its characteristics for proper operation.

In the aforesaid embodiment, the noise shield films

10 11 and 12, which are provided on the active surfaces of
the primary chip 1 and the secondary chip 2, respectively,
are disposed in contact with each other or bonded to each
other. Alternatively, the provision of the noise shield
film 12 on the secondary chip 2 may be obviated with only

15 the noise shield film 11 provided on the primary chip
1. In such a case, the same effect can be achieved.

Further, only the noise shield film 12 may be provided on the secondary chip 2, and connected to a bump B to which a supply potential or a ground potential is to be applied.

Fig. 3 is a diagrammatic sectional view of a semiconductor device according to a second embodiment of the invention, and Fig. 4 is a diagrammatic plan view of this semiconductor device. The semiconductor device of this embodiment has substantially the same construction

as the semiconductor device of the first embodiment. In Figs. 3 and 4, therefore, components equivalent to those shown in Figs. 1 or 2 are denoted by the same reference characters as in Figs. 1 or 2.

- In the semiconductor device of the second embodiment, metal films 21, 22 which define a heat release path for releasing heat generated by the secondary chip 2 are provided on the active surfaces of the primary chip 1 and the secondary chip 2, respectively. More
- specifically, the metal film 22 (not shown in Fig. 2), which is formed of gold or the like, is provided on the secondary chip 2 to cover a region of the outermost surface of the secondary chip 2 adjacent to a heat source HS such as a bipolar transistor provided in the secondary chip
- 15 2. The metal film 21, which is formed of gold or the like, is provided on the primary chip 1 so as to be brought into contact with or bonded to the metal film 22 provided on the surface of the secondary chip 2. These metal films 21, 22 are preferably formed of the same material as the
- 20 bumps B. In such a case, the formation of the metal films 21, 22 can be achieved simultaneously with the formation of the bumps B.

The primary chip 1 is die-bonded to the island Fi, so that heat generated by the primary chip 1 is released to the outside through the lead frame F.

The primary chip 1 has a greater size than the secondary chip 2 as viewed in plan. The metal film 21 extends from a region of the primary chip 1 where it is kept in contact with or bonded to the metal film 22 to a region of the primary chip 1 not covered with the secondary chip 2. The metal film 21 is thermally connected to a connection portion 20 of a heat sink (heat radiator) via one or plural bonding wires W.

When the semiconductor device is to be assembled,

the primary chip 1 and the secondary chip 2 are bonded
to each other via bumps B, and the metal films 21, 22
are brought into contact with each other. Then, the
primary chip 1 is die-bonded to the island Fi. Further,
the primary chip 1 is wire-bonded to the terminals Ft,

and the metal film 21 is wire-bonded to the connection
portion 20 of the heat sink. Thereafter, the chip-on-chip
structure including the primary chip 1 and the secondary
chip 2 is sealed in a package 5 with the use of a proper
resin. At this time, the island Fi, parts of the terminals

Ft, the connection portion 20 of the heat sink and the
bonding wires W are sealed in the package 5.

In this embodiment, the heat generated by the heat source HS in the secondary chip 2 is transferred to the connection portion 20 of the heat sink by conduction through the metal films 21, 22 and the bonding wires W

thereby to be released from a main body of the heat sink outside the package 5. Where the secondary chip 2 serves as a driver circuit incorporating a bipolar transistor or a flash memory circuit with high heat release, the 5 heat can advantageously be dissipated, so that the temperature rise of the secondary chip 2 and the primary chip 1 bonded thereto can be suppressed. This ensures proper operation of the primary chip 1 and the secondary chip 2, thereby improving the reliability of the semiconductor device.

Fig. 5 is a diagrammatic sectional view for explaining the structure of a semiconductor device according to a third embodiment of the invention. In Fig. 5, components corresponding to those shown in Fig. 3 are denoted by the same reference characters as in Fig. 3.

In this embodiment, the secondary chip 2 includes a heat source HS and a noise source NS. Metal films 21, 22 are provided on the primary chip 1 and the secondary chip 1, respectively, to cover a region of the secondary chip in which both the heat source HS and the noise source NS are present. That is, the metal films 21, 22 cover the same region as covered by the metal films 11, 12 in Figs. 1 and 2.

An extension portion of the metal film 21 on the 25 primary chip 1 is connected to the connection portion

20 of the heat sink, and electrically connected to the power supply terminal Ftp (one of the terminals Ft of the lead flame F) to which a supply potential or a ground potential is applied. Although the connection portion 20 of the heat sink and the power supply terminal Ftp are shown at different height levels in Fig. 5 for convenience of diagrammatic expression, they are preferably located in a plane in which the terminals Ft of the lead frame F are located.

With this arrangement, the metal films 21, 22 define a heat release path for heat dissipation from the heat source HS, and also functions as noise shield films. The chip-on-chip semiconductor device is thus given a consideration for the heat dissipation and for the noise shield.

In the second and third embodiments, the metal films 21, 22, which are provided on the active surfaces of the primary chip 1 and the secondary chip 2, respectively, are disposed in contact with each other or bonded to each other. Alternatively, only the primary chip 1 may be formed with the metal film 21, which is brought into contact with a surface portion of the secondary chip 2 adjacent to the heat source.

While the present invention has been described in 25 detail by way of the embodiments thereof, it should be

understood that the foregoing disclosure is merely illustrative of the technical principles of the present invention but not limitative of the same. The spirit and scope of the present invention are to be limited only 5 by the appended claims.

This application corresponds to Japanese Patent Applications No. 11-314081 and No. 11-314083 filed to the Japanese Patent Office on November 4, 1999, the disclosure thereof being incorporated herein by reference.

What is claimed is:

- 1. A semiconductor device comprising:
 - a first semiconductor chip;
- a second semiconductor chip bonded onto the first
- 5 semiconductor chip in stacked relation; and
 - a noise shield film provided between the first semiconductor chip and the second semiconductor chip for preventing the first and second semiconductor chips from being mutually influenced by noises thereof.
- 10 2. A semiconductor device as set forth in claim 1, further comprising a connection mechanism which connects the noise shield film to a power supply portion.
 - 3. A semiconductor device as set forth in claim 2, further comprising a lead frame,
- bonding wire which connects the noise shield film to a portion of the lead frame which has a supply potential or a ground potential.
 - 4. A semiconductor device as set forth in claim 1,
- further comprising an electrode portion provided between the first semiconductor chip and the second semiconductor chip for electrical connection between the first and second semiconductor chips,

wherein the noise shield film is composed of the 25 same material as the electrode portion.

- 5. A semiconductor device as set forth in claim 4, wherein the electrode portion includes a bump which serves for electrical and mechanical connection between the first and second semiconductor chips.
- 5 6. A semiconductor device as set forth in claim 1, wherein the first semiconductor chip is greater in size than the second semiconductor chip, and the noise shield film is provided on a surface of at least the first semiconductor chip.
- 10 7. A semiconductor device as set forth in claim 6, wherein a major noise source is present in the second semiconductor chip,

wherein the noise shield film includes a shield portion which covers an area in which the major noise source is present, and an extension portion extending outwardly from the shield portion on a surface of the first semiconductor chip.

- 8. A semiconductor device as set forth in claim 1, wherein the noise shield film is provided in a region 20 which covers a major noise source.
 - 9. A semiconductor device as set forth in claim 1, wherein the first and second semiconductor chips are bonded to each other with active surfaces thereof being opposed to each other.
- 25 10. A semiconductor device as set forth in claim 1,

wherein the noise shield film includes a metal film provided on a surface of at least one of the first semiconductor chip and the second semiconductor chip.

- 11. A semiconductor device comprising:
- 5 a first semiconductor chip;

a second semiconductor chip bonded onto the first semiconductor chip in stacked relation;

a heat conductive member provided between the first semiconductor chip and the second semiconductor chip to define a heat release path for releasing heat generated by the second semiconductor chip; and

a connection member thermally connecting the heat conductive member to a heat radiator.

- 12. A semiconductor device as set forth in claim 11, 15 wherein the heat radiator includes a heat sink.
 - 13. A semiconductor device as set forth in claim 12, wherein the connection member includes a bonding wire which connects the heat conductive member to the heat sink.
- 20 14. A semiconductor device as set forth in claim 11, wherein the heat conductive member includes a metal film provided on a surface of at least one of the first semiconductor chip and the second semiconductor chip.
- 15. A semiconductor device as set forth in claim 14, wherein the first semiconductor chip is greater

in size than the second semiconductor chip,

wherein a major heat source is present in the second semiconductor chip,

wherein the metal film has an extension portion

which extends from the vicinity of the major heat source
to a surface portion of the first semiconductor chip not
covered with the second semiconductor chip, and the
extension portion of the metal film is thermally connected
to the heat radiator via the connection member.

10 16. A semiconductor device as set forth in claim 11, wherein the heat conductive member includes a first metal film provided on a surface of the first semiconductor chip and a second metal film provided on a surface of the second semiconductor chip, and the first metal film and the second metal film are disposed in contact with each other or bonded to each other,

wherein the first metal film is thermally connected to the heat radiator via the connection member.

17. A semiconductor device as set forth in claim 11,
20 further comprising an electrode portion provided between
the first semiconductor chip and the second semiconductor
chip for electrical connection between the first and
second semiconductor chips,

wherein the heat conductive member is composed of 25 the same metal material as the electrode portion.

- 18. A semiconductor device as set forth in claim 17, wherein the electrode portion includes a bump which serves for electrical and mechanical connection between the first semiconductor chip and the second semiconductor chip.
- 5 19. A semiconductor device as set forth in claim 11, further comprising a lead frame,

wherein the first semiconductor chip is die-bonded to the lead frame.

- 20. A semiconductor device as set forth in claim 11,


 10 wherein the first and second semiconductor chips are
 bonded to each other with active surfaces thereof being
 opposed to each other.
 - 21. A semiconductor device comprising:
 - a first semiconductor chip;
- a second semiconductor chip bonded onto the first semiconductor chip in stacked relation; and
 - a metal film provided between the first semiconductor chip and the second semiconductor chip.
 - 22. A semiconductor device as set forth in claim 21,
- 20 wherein the metal film is provided in a region which covers a major noise source within the second semiconductor chip.
- 23. A semiconductor device as set forth in claim 21, wherein the metal film provides a heat release path for releasing heat from a major heat source within the second semiconductor chip.


- 24. A semiconductor device as set forth in claim 21, wherein the metal film is provided in a region which covers a major noise source within the second semiconductor chip, and also provides a heat release path for releasing heat from the major heat source within the second semiconductor chip.
- 25. A semiconductor device as set forth in claim 21, further comprising an electrode portion provided between the first semiconductor chip and the second semiconductor chip for electrical connection between the first and second semiconductor chips,


wherein the metal film is composed of the same metal material as the electrode portion.


ABSTRACT OF THE DISCLOSURE


A semiconductor device of chip-on-chip structure is provided which includes a first semiconductor chip and a second semiconductor chip bonded onto the first semiconductor chip in stacked relation. In one embodiment, a noise shield film is provided between the first semiconductor chip and the second semiconductor chip for shielding against a radiation noise from the second semiconductor chip. In another embodiment, a metal film is provided between the first semiconductor chip and the second semiconductor chip to provide a heat release path for releasing heat generated by the second semiconductor chip.











PTO/SB/106(8-96)
Approved for use through 9/30/98 OMB 0651-0032
Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

Declaration and Power of Attorney For Patent Application

特許出願宣言書及び委任状

Japanese Language Declaration

日本語宣言書

	As a balance of the contact Handburg to also that
下記の氏名の発明者として、私は以下の通り宣言します。	As a below named inventor, I hereby declare that:
私の住所、私書箱、国籍は下記の私の氏名の後に記載された通りです。	My residence, post office address and citizenship are as stated next to my name.
下記の名称の発明に関して請求範囲に記載され、特許出願している発明内容について、私が最初かつ唯一の発明者(下記の氏名が一つの場合)もしくは最初かつ共同発明者であると(下記の名称が複数の場合)信じています。	I believe I am the original, first and sole inventor (if only one mane is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled
	SEMICONDUCTOR DEVICE OF CHIP-ON-CHIP
	STRUCTURE
上記発明の明細書(下記の欄でx印がついていない場合は、本書に添付)は、	the specification of which is attached hereto unless the following box is checked:
□月日に提出され、米国出願番号または特許協定条約 国際出願番号をとし、 (該当する場合) に訂正されました。	was filed on as United States Application Number or PCT International Application Number and was amended on (if applicable).
私は、特許請求範囲を含む上記訂正後の明細書を検討し、内容を理解していることをここに表明します。	I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.
私は、連邦規則法典第37編第1条56項に定義されると おり、特許資格の有無について重要な情報を開示する義務が あることを認めます。	I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56.

Page 1 of 3

Burden Hour Statement: This form is estimated to take 0.4 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner of Patents and Trademarks, Washington, DC 20231.

PTO/SB/106(8-96)

Approved for use through 9/30/98 OMB 0651-0032 Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE (Slight Modification was made at priority claiming portion.)

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

Japanese Language Declaration (日本語宣言書)

私は、米国法典第35編119条(a)-(d)項又は365条 (b)項に基き下記の、米国以外の国の少なくとも一カ国を指 定している特許協力条約365(a)項に基づく国際出願、又 は外国での特許出願もしくは発明者証の出願について外国 優先権をここに主張するとともに、優先権を主張している、 本出願の前に出願された特許または発明者証の外国出願を以 下に、枠内をマークすることで、示しています。

I hereby claim foreign priority under Title 35, United States Code, Section 119(a)-(d) or 365(b) of any foreign application(s) for patent or inventor's certificate, or 365(a) of any PCT International application which designated at least one country other than the United States, listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate, or PCT International application having a filing date before that of the application on which priority

		is claimed.	neation on which phoney
Prior Foreign Application(s) 外国での先行出願			Priority Claimed 優先権主張
11-314081	Japan	04/11/1999	
(Number)	(Country)	(Day/Month/Year Filed)	Yes No
(番号)	(国名)	(出願年月日)	ない いいえ
11-314083	Japan	04/11/1999	
(Number)	(Country)	(Day/Month/Year Filed)	Yes No
(番号)	(国名)	(出願年月日)	はい いいえ
私は、第35編米国法典第1		D米 I hereby claim the benefit under Title:	35, United States Code,
国特許出願規定に記載された権		Section 119(e) of any United States prolisted below.	ovisional application(s)
(Application No.)	(Filing Date)	(Application No.)	(Filing Date)
(出願番号)	(出願日)	(出願番号)	(出願日)
私は、下記の米国法典第35 国特許出願に記載された権利、協力条約365条(c)に基づくた、本出願の各請求範囲の内容第1項又は特許協力条約で規定許出願に開示されていない限り以降で本出願書の日本国内またでの期間中に入手された、連邦で定義された特許資格の有無に示義務があることを認識してい	又は米国を指定している特権利をここに主張します。 が米国法典第35編112 された方法で先行する米国 、その先行米国出願書提出 は特許協力条約国際提出日 規則法典第37編1条56 関する重要な情報について	許 Section 120 of any United States applicates PCT International application designa 条 listed below and, insofar as the subject daims of this application is not disc States or PCT International application by the first paragraph of Title 35, Unite 到 112, I acknowledge the duty to disclose	tion(s), or 365(c) of any ting the United States, matter of each of the losed in the prior United in the manner provided ed States Code Section se information which is itle 37, Code of Federal e available between the
(ApplicationNo.)	(Filing Date)	(Status: Patented, Pending	
(出願番号)	(出願日)	(現況:特許許可済、係属中	
(Application No.)	(Filling Date)	(Status: Patented, Pending	
(出願番号)	(出願日)	(現況:特許許可済、係属ロ	

明が真実であり、かつ私の入手した情報と私の信じるところ に基づく表明が全て真実であると信じていること、さらに故 意になされた虚偽の表明及びそれと同等の行為は米国法典第 18編第1001条に基づき、罰金または拘禁、もしくはそ の両方により処罰されること、そしてそのような故意による 虚偽の声明を行なえば、出願した、又は既に許可された特許 の有効性が失われることを認識し、よってここに上記のごと く宣言を致します。

私は、私自身の知識に基づいて本宣言書中で私が行なう表 I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Japanese Language Declaration (日本語宣言書)

委任状: 私は下記の発明者として、本出願に関する一切の POWER OF ATTORNEY: As a named inventor, I hereby appoint 人の氏名及び登録番号を明記のこと)

手続きを米特許商標局に対して遂行する弁理士または代理人 the following attorney(s) and/or agent(s) to prosecute this として、下記の者を指名いたします。(弁護士、または代理 application and transact all business in the Patent and Trademark Office connected the rewith (list name and registration number).

Ronald P. Kananen	24,104	David L. Benson	42,314	
John E. McGarry	22,360	Joel E. Bair	33,356	
H. Lawrence Smith	24,900	Richard D. Grauer	22,388	
Ralph T. Rader	28,772	Michael D. Fishman	31,951	
Joseph V. Coppola, Sr.	33,373	Mark A. Davis	37,118	
Michael B. Stewart	36,018	Stefan V. Chemielewski	39,914	
Shmuel Livnat	33,949	Annette R. Carrothers	40,548	
Steven L. Nichols	40,326	Kristin L. Murphy	41,212	
Glenn E. Forbis	40,610	Christoper M. Tanner	41,518	
Kevin D. Rutherford	40,412	Paul D. Amrozowicz	45,264	
Alexander D. Rabinovich	37,425	G. Thomas Williams	42,228	
Matthew J. Russo	41,282	John W. Rees	38,278	
Monica Millner	42.894	1	l l	

書類送付先

Monica Millner

Rader, Fishman & Grauer PLLC 1233 20th Street, N.W. Suite 501 Washington, D.C. 20036

Send Correspondence to:

Monica Millner

Rader, Fishman & Grauer PLLC 1233 20th Street, N.W. Suite 501 Washington, D.C. 20036

直接電話連絡先:

(名前及び電話番号)

Telephone: Facsimile:

(202) 955-3750 (202) 955-3751

Direct Telephone Calls to: (name and telephone number)

Telephone:

(202) 955-3750

Facsimile:

(202) 955-3751

唯一または第一発明者名		Full name of sole or first inventor Kei	Full name of sole or first inventor Keiichi DEN	
発明者の署名	日付	Inventor'ssignature / Neichi Wei	Date 0cf (/'00	
住所		Residence Kyoto, Japan		
国籍		Citizenship Japan		
私書箱		Post Office Address c/o ROHM CO., LTD., 21, Saiin Mizosaki-cho, Ukyo-ku, Kyoto 615-8585, Japan		
第二共同発明者 Full name of second joint inventor, if any		у		
第二共同発明者の署名	日付	Second inventor's signature	Date	
住所		Residence		
国籍 Citizensh		Citizenship		
私書箱		Post Office Address	Post Office Address	

(第三以降の共同発明者についても同様に記載し、署名をす (Supply similar information and signature for third and ること) subsequesnt joint inventors.)